Abstract-This paper describes a silicon carbide pulse width modulation (PWM) signal generator in the 1.2 µm HiTSiC CMOS process developed by Raytheon Systems Ltd. The design features a 6-b binary input, which allows for setting a system's duty cycle. The results presented in this paper utilize a field programmable gate array board in the test setup to dynamically set the duty cycle by controlling each bit. A control current is also available to give the user added flexibility for tuning the duty cycle. Experimental results show the duty cycle range of the PWM generator to be between 4.7% and 95.2% at 400°C. Sustained operation of the circuit is demonstrated over a period of 50 h at 300°C. Finally, the PWM generator is evaluated in the operation of a boost converter.
I. INTRODUCTION
T HE limitations of traditional silicon have spurred a shift toward wide bandgap semiconductors in segments of the power electronics market. Power semiconductor devices are utilized in a variety of applications ranging from renewable energy generation and power distribution to hybrid electric vehicles. Silicon processes have matured and are approaching theoretical constraints, making it imperative to identify new semiconductor materials to realize significant performance improvements. Wide bandgap semiconductors such as silicon carbide (SiC) and gallium nitride (GaN) possess material properties allowing for thermal conductivity, blocking voltages, and switching frequencies to be superior to comparable silicon devices [1] . Due to the advantages of wide bandgap semiconductors, commercially available SiC and GaN devices are replacing their conventionally silicon-based counterparts in many applications.
In applications such as aerospace, deep earth drilling, and combustion engines, the extreme operating environment presents a unique challenge due to high temperatures. Silicon and silicon-on-insulator (SOI) based devices are limited to 125 and 250°C, respectively, before the product lifetime begins to degrade rapidly [2] , [3] . As a result, silicon or SOI control circuitry must be thermally isolated from the heat source or coupled with a cooling system.
Integrated circuits (ICs) fabricated in a SiC process present a viable point of progression away from the traditional silicon and SOI devices. Fabricated SiC ICs have been shown to operate beyond 400°C [4] - [6] . Due to the capability of operating at high temperature, SiC ICs enable the design of more compact systems by eliminating the requirement of cooling or thermal isolation. Creating a compact system subsequently decreases overall system cost while simultaneously increasing reliability, power density, and system efficiency [7] . The drive to integrate the power semiconductor device in the same package as the control, protection, gate driver, and data acquisition circuitry will ultimately lower system parasitic elements and allow for innovative architectures. The pulse width modulation (PWM) generator presents a step forward in accomplishing integration of control circuitry within high temperature systems utilizing switching converters. This circuit also presents a foundation for monitoring the health of industrial machinery operating at high temperatures.
II. SIC INTEGRATED CIRCUITS
The adaptation of wide bandgap semiconductors in the power electronics industry has allowed for the creation of more efficient and reliable designs for high-temperature applications [8] , [9] . Research of SiC ICs began in the 1990s with the motivation to develop a system with a gate driver and power device integrated into a single package. The first reported SiC ICs were built with the 6H-SiC polytype and consisted of basic analog and digital building blocks [10] - [13] . By the end of the 1990s, an integrated gate driver on a 6H-SiC process had been reported [14] .
Research into SiC integrated circuitry lost momentum for nearly a decade before efforts rekindled due to improvements in growing 4H-SiC. Cree's 2 µm all NMOS process was used for the first reported 4H-SiC ICs, which included an undervoltage lockout, linear regulator, and gate driver [15] - [17] . General Electric subsequently reported SiC NMOS ICs capable of operation up to 500°C [18] . The use of 4H-SiC JFETs, MESFETs, and bipolar technology for ICs has also been reported recently [19] - [21] . Despite the advances made and the demonstrated high-temperature capability of SiC, the lack of a CMOS process remained an obstruction to the design of more complex circuitry. The implementation of digital control at the microcontroller level that can operate in harsh environmental conditions is a key example for the potential of SiC CMOS [4] .
In response to this demand, Raytheon Systems Ltd. (RSL) has developed a 4H-SiC CMOS process with minimum gate lengths of 1.2 µm and an oxide thickness of 40 nm. The initial building block circuits designed and fabricated by RSL in the SiC CMOS process termed HiTSiC were reported to operate at temperatures in excess of 300°C [22] , [23] . In cooperation with RSL, a process design kit (PDK) has also been developed [24] , [25] .
The PDK began with NFET and PFET devices being modeled using isothermal BSIM3 models. The isothermal models were binned at various temperatures in order to overcome the shortcomings of silicon-based temperature scaling built into the models. The first fabrication run, code named Vulcan I, conducted on the HiTSiC process utilized the BSIM3 models. The circuits designed on Vulcan I included an operational amplifier, voltage and current references, along with synchronous and asynchronous digital logic [25] - [27] .
The PWM generator reported in this paper was designed on the second fabrication run, termed Vulcan II. Isothermal BSIM4 models were developed to replace the existing BSIM3 models. The BSIM4 models were created using data obtained from Vulcan I and were binned at 25, 100, 200, and 300°C. Model corners were also created to account for potential process variation and aging effects observed at higher temperatures. The circuits designed on Vulcan II include an integrated gate driver, comparator, voltage and current references, a phase-locked loop, linear regulator, and an RS-485 transceiver as well as digital logic [4] , [6] , [28] - [31] . Each of the previously mentioned Vulcan II circuits has been reported to operate at temperatures exceeding 400°C.
III. SIC PWM GENERATOR SCHEMATIC AND DESIGN
The SiC PWM generator presented in Fig. 1 is designed to provide a duty cycle based upon a 6-b binary input. A control current can also be adjusted to allow for additional tuning of the duty cycle. The circuit is intended to operate at a nominal supply voltage of 12 or 15 V. As shown in Fig. 1 , the block diagram of the PWM generator consists of a delay generator, inverters, XNOR gates, and a comparator.
The delay generator block shown in Fig. 2 is designed based on the concept of current starved capacitors. It has a differential input and output, a 5-b binary input, two delay stages, as well as an externally supplied bias current, which is the control current previously mentioned. The differential inputs to the delay generator are the noninverted and inverted clock signals.
The differential inverter stages consist of five binary bit controlled on-chip poly load capacitors. The load capacitors allow for tuning the duty cycle. The binary bits to the delay block range from D0 (LSB) to D4 (MSB) and are set to either VDD or GND. Each binary bit controls a total of four load capacitances. The capacitors controlled by the LSB are 0.167 pF. The value increases up to 2.67 pF for each of the capacitors controlled by the MSB. The unit cell of a capacitor, corresponding to the LSB, was set to 20 µm by 13.9 µm, corresponding to the LSB. The capacitor unit cells were connected in parallel to achieve capacitance values up to the MSB. There are two capacitors per differential inverter stage and one capacitor for an inverter output in a delay stage. The load capacitances increase by a factor of two from D0 to D4.
By setting the binary bit high, an NFET switch with a W/L equal to 10 µm by 1.2 µm is turned ON and the capacitors are connected from their respective inverter output to ground. This causes the capacitors in the second delay stage to begin to charge when the input clock signal is high or discharge once the clock signal goes low. The opposite is true for the first delay stage given the inverting nature of each stage. The delay created by the two inverter stages causes the differential output of the delay generator block to have rise and fall times corresponding to the 5-b binary input.
The differential output is then connected to the inputs of a comparator. The comparator implemented in the PWM generator utilizes two external current biases of approximately 100 µA each and has been presented in [6] and [32] . As more load capacitors are switched into the circuit, the delay of the comparator output will increase. The comparator output is subsequently connected to a 2-input XNOR gate, labeled XNOR-2 in Fig. 1 , whose output is the PWM signal. The second input to XNOR-2 is a buffered output of another 2-input XNOR gate, labeled XNOR-1 in Fig. 1 . The inputs of XNOR-1 are the clock signal and an inverting bit D5. With D5 set low, the output of XNOR-2 has a larger duty cycle with more load capacitance switched into the circuit. D5 set high will cause the duty cycle to decrease as more load capacitances are switched into the circuit. Note that XNOR-2 will provide an output on both the rising and falling edge of XNOR-1's output. Therefore, the frequency of the PWM generator's output is double that of the input clock frequency.
The frequency of the clock signal provided to the circuit bounds the achievable duty cycle range. The current-starved delay generator is the primary function for the PWM since a specific amount of delay is generated from a given bit setting, control current, supply voltage, and operating temperature. The frequency of the input clock to the PWM generator does not change the delay created, but it determines the frequency of the output signal. As an example, creating a delay of 2 µs using a 100 kHz input clock frequency results in a 40% duty cycle since the output is a 200 kHz signal. Conversely, decreasing the input clock frequency to 50 kHz creates a 2 µs delay, but the duty cycle is reduced to 20% since the output is a 100 kHz signal.
The incorporation of an inverting bit into the design relaxes the tradeoff of duty cycle range with the area required to realize the load capacitors. If the load capacitors are able to create up to a 50% delay, then D5 can be set high to allow for a full duty cycle range.
The design of the differential inverter stages in the currentstarved delay generator block and the XNOR gates required the PFETs to be sized with approximately a 4:1 ratio in relation to the NFETs to balance gate charge and discharge at 300°C. The SiC PFETs have lower mobility and therefore lower conductivity than NFETs. Based on measured data from Vulcan I, it was determined that a 4:1 ratio between PFETs and NFETs was suitable if designing for an equivalent conductance. The pull up to pull down ratios of the differential inverters and the XNOR gate follow this principle in an effort to achieve similar rise and fall times.
IV. SIC PWM GENERATOR SIMULATION RESULTS
The simulations of the SiC PWM generator were performed at 25, 100, 200, and 300°C using the temperature binned isothermal BSIM4 models. The models also incorporated process corners to account for potential process variation. The corners were based upon measured data from Vulcan I and allowed for simulating with slow, typical, or fast devices. The simulation results presented in this paper are for the TF (typical NFET, fast PFET) model corner, which has proven to be most representative of the Vulcan II devices. The key advantage of Vulcan II over Vulcan I is the decrease in PFET threshold voltage. Fig. 3 shows the results of simulating the PWM generator with a control current of 10 µA, supply voltage of 15 V, bit setting of "100000," and the 300°C binned TF model. The bit setting is specified as being from D5 to D0 where D0 is the LSB, D4 is the MSB, and D5 is an inverting bit. The duty cycle of the PWM output is 93.8%, which aligns with expectations since D0 to D4 are set low and no load capacitances are switched into the delay generator. With a minimal amount of delay being generated, the XNOR-2 gate providing the PWM output will see two input signals with essentially no overlap. However, in this case D5 is set high and will therefore invert XNOR-1's output. This causes the two input signals to the second XNOR gate to align and produce the maximum achievable duty cycle for the control current selected.
Applying the same circuit operation principles leads to the assumption that a "011111" bit setting would create a midrange duty cycle of approximately 50%. As shown in Fig. 4 , a control current of 10 µA and a supply voltage of 15 V result in a duty cycle of 52.3%.
V. FABRICATION AND HIGH TEMPERATURE TEST SETUP
The SiC PWM generator was fabricated on 4-in wafer with 21 mm by 12.5 mm reticles. Including the pad frame, the dimensions of the fabricated PWM generator are 2122 µm by 1860 µm. A die micrograph of the circuit is shown in Fig. 5 .
Each of the reticles consisted of 12 subreticles, which were individually diced. A subreticle consisting of the PWM generator was subsequently packaged in a 68-pin ceramic leaded chip carrier (LDCC) package and mounted to a Rogers-4350 breakout board for high temperature testing. The test setup shown in Fig. 6 was used to apply heat directly to the packaged PWM generator IC while thermally isolating other components of the setup. The breakout board consisted of mounting holes to attach the board to an aluminum test apparatus resting on a hot plate. A cutout was created in the breakout board to allow for inserting the LDCC package. A vertical conduit on the aluminum test apparatus contacted the packaged IC, allowing for the heat to be applied primarily to the IC. A thermocouple was then placed into a slot in the vertical conduit at the connection point between the conduit and ceramic package. Although an oven offers a more optimal thermal distribution, the PWM generator requires 12 I/O pins. A Fisher Scientific Isotemp Programmable Muffle Furnace 650 Series oven was available for testing, but it supported only 10 I/O pins. Due to the lack of I/O pins, it presented a testing limitation. The use of a thermocouple, however, ensures that the targeted temperature is representative of the temperature seen by the packaged IC.
Although the conduit forms a direct connection with the packaged IC, the ambient temperature around the breakout board increases proportionally to the hot plate temperature. It has been observed that hot plate and package temperatures beyond approximately 400°C will cause the reflow of solder attaching the package leads to the breakout board. As the solder melts, the package leads and the IC begin to lose connection with other components in the test setup. Materials and packaging researchers have not yet found a solder material capable of operation at or above 400°C. Testing of the PWM generator has therefore been limited to no higher than 400°C.
VI. PWM GENERATOR TEST RESULTS
The results presented in this paper have been taken using a field programmable gate array (FPGA) in the test configuration to dynamically control the 6-b binary input. The 6-b combination allows for 64 possible bit settings, with bit setting "000000" producing the minimum duty cycle and "100000" the greatest duty cycle. For each of the figures presented, bit setting "000000" corresponds to 0, "011111" to 31, "111111" to 32, and "100000" to 63. In addition, the I BIASN and I BIASP required by the comparator have been set to 100 µA unless otherwise noted. The test results are presented for a single packaged IC. The performance of other packaged ICs from the same wafer yields similar performance, with minor variations due to threshold voltage shifts. Fig. 7 shows the duty cycle results versus temperature for a control current of 20 µA, an input clock frequency of 100 kHz, and a 15 V supply. Since the results are presented for a fixed control, the duty cycle range should not be expected to be optimal. The application of this circuit will be discussed in the following section, but one possible solution for varying the control current is to use an FPGA or microcontroller in coordination with a digital potentiometer.
The insight gained from keeping the control current fixed is the duty cycle range decreases with a rise in temperature. This is due to the NFETs switching speed increasing as temperature increases. More specifically, the threshold voltages of NFETs will lower and the carrier mobility will increase. Referring back to Fig. 2 , as the NFETs become faster, the load capacitances switched into the circuit by bits D0 to D4 will charge faster. A quicker charging time will decrease the delay produced, therefore reducing the duty cycle range.
The results shown in Fig. 8 follow the same operating concepts demonstrated in Fig. 7 . The test parameters are the same with the exception of the supply voltage, which has been decreased to 12 V. Each of the binary bits is set to the supply voltage when high and since the bits are tied to the gates of the NFETs which short load capacitances to ground, a lower supply voltage will cause less gate drive strength.
Reducing the gate drive to the NFETs in the current-starved delay generator results in the NFETs turning on slower and the capacitors to also charge slower. To illustrate this point, the bit settings "000000" to "011111" result in a duty cycle range from 7.8% to 32.7% at 25°C for a 12 V supply. In contrast, the same two bit settings result in a duty cycle range of 10.8%-37.0% at 25°C and a 15 V supply.
The ability to adjust the control current along with the 6-b binary input allows for tuning the duty cycle with more precision. Fig. 9 shows the result of changing the control current from 10 to 25 µA at 25°C, a 100-kHz input clock frequency, and a 12 V supply. Increasing the control current will proportionally increase the tail current through each differential inverter stage. The current flowing through the output of each inverter stage will therefore rise and lead to the load capacitances charging faster, decreasing the delay created. As seen in Fig. 9 , the duty cycle range is lowest at 25 µA since the achievable delay is at a minimum. The opposite is true for a control current of 10 µA, which produces the greatest amount of delay and duty cycle range without skipping the midrange.
To address the reliability of the SiC PWM generator, a single packaged IC was run for 50 h at 300°C. A temperature cycle was conducted every 10 h, meaning the circuit was cooled down to room temperature before resuming the high temperature testing after approximately 12 h. The power cycling of the circuit accounts for the abrupt changes, which are the result of both the circuit and measurement equipment restarting. The measurements presented in figures reporting the operation characteristics over 50 h are recorded only at 300°C. In addition, the input clock frequency to the PWM generator has been set to 100 kHz, a bit setting of "011111" is used, and the control current was initially 20.5 µA. Fig. 10 shows a duty cycle change of approximately 0.15% over the 50-h duration. Aging effects in the complementary devices are a starting point for explaining the slight variation in duty cycle, as shown in Fig. 10 . As an NFET or PFET ages, the measured characteristics show an increase in threshold voltage. However, this is contrary to the measurements shown in Fig. 10 since a threshold voltage rise should result in a larger delay being generated.
A second explanation resides in the change of passives over time when operating at high temperatures and thermally cycling the IC. For example, resistors with a negative temperature coefficient are observed to have a higher effective resistance at 300°C prior to operation for long durations. The on-chip capacitors used in the current-starved delay generator similarly display a trend of having a decline in effective capacitance over time, which results in less delay. In addition, the relatively large spike at the 20th hour of operation was measured after allowing the circuit to cool down for 36 h. Cooling down the circuit for longer than the typical 12 h allowed for measuring the impact of power cycling when conducted at various intervals.
The change in control current over time is shown in Fig. 11 . With an initial setting of 20.5 µA, the control current declined to 18.8 µA after 50 h. The threshold voltage of complementary devices has been observed to rise over time at high temperature. With a greater threshold voltage, the control current decreases, as shown in Fig. 11 . The lower control current is due to an increase in the V SG of the PFET Q15, as shown in Fig. 2 , which results in a corresponding increase in the PFET's V SD . The larger V SD leads to a decrease in voltage across the biasing resistor, which was external and unchanged. The decline in control current causes a longer charging time for the load capacitances in the current-starved delay generator. However, this should subsequently cause a larger duty cycle, which is not observed in Fig. 10 . The decline in the effective capacitance of the load capacitors is therefore the influencing factor for a slight decline in duty cycle despite the decrease in control current.
The rise and fall times of the output are presented in Figs. 12 and 13. The fall times are approximately 1 ns greater than the rise times over the duration. The output is being driven by the XNOR gate, which consists of a pull up to pull down ratio of 4:1. The PFETs were sized to be four times larger than the NFETs to achieve similar conductance. A 1 ns higher fall time indicates that the switching speed of the PFETs was faster than expected due to a lower threshold voltage. The rise and fall times, along with the settling times, decrease with an increase in temperature while remaining relatively constant at a given temperature.
VII. SWITCHING CONVERTER RESULTS AND APPLICATIONS
This SiC PWM generator has been designed as a peripheral device for use with an FPGA or microcontroller. Fig. 14 shows the test setup including a boost converter, which was designed to evaluate the PWM generator. Note that the boost converter was thermally isolated from the heat source due to the limitations of the switching transistor, gate driver, PCB material, and inductor. The boost converter design specifications include an input voltage of 15 V and a 200-kHz clock. Since the PWM generator doubles its input clock frequency, a 100-kHz clock is provided to the PWM generator.
A 250-µH inductor is used, which results in a calculated critical resistance of 1.58 k Ω. The PWM generator was utilized in an open-loop configuration for this demonstration, therefore a load resistance of 1 k Ω was used. The critical inductance corresponding to a 1-k Ω load is 158 µH, which ensures the design is operating in continuous conduction mode. The calculations for the critical resistance and critical inductance were derived from [33] .
A silicon gate driver was connected to the PWM generator's output to ensure appropriate drive strength was available for the switching power FET in the boost converter. Fig. 15 shows the test results at 25°C for a supply voltage of 15 V, a bit setting of "011111," an applied control current of 10 µA. The duty cycle of the PWM generator, and therefore the gate driver output, is 66% and the resulting boost converter output voltage is 52 V.
The boost converter design was modified for evaluation with the SiC PWM generator during the 50-h test conducted at 300°C. The duty cycle of approximately 50%, produced from a "011111" bit setting at an initial control current of 20.5 µA, as shown in Fig. 10 , was used as the input to the boost converter. A load resistance of 500 Ω was used to ensure operation in the continuous mode. The output of the open-loop boost converter is shown in Fig. 16 .
VIII. CONCLUSION
This paper has established the first implementation of a PWM IC in SiC. The PWM generator was operational at temperatures of 25-400°C. With a 6-b binary input and a control current, the circuit was able to provide a duty cycle range of 4.7%-95.2% at 400°C. The reliability was demonstrated with a duty cycle variation of only 0.15% over a 50-h duration and five temperature cycles. This circuit can potentially benefit motor control and switching converter applications aiming for high temperature operation. While the boost converter application shown in this paper highlights the PWM generator in an openloop implementation, it has the potential of operating in a closedloop system for long durations at extreme temperatures.
To form a closed-loop system with the PWM generator, a sampling network can be placed on the output of the application circuit. In the case of the boost converter, sampling resistors would be used to sense the output voltage and provide feedback to a microcontroller. A lookup table could then be programmed into the microcontroller such that the 6-b binary input would be modified to provide for the desired output voltage. Similarly, the microcontroller could also adjust a digital potentiometer to set the control current and more finely tune the duty cycle.
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